JTAG Technologies

We are boundary scan.


CTPG_M  plus a supporting CoreCommander module that allows communication with your device’s internal IP are all that is needed to build high-speed memory cluster tests in ProVision.

Led by an increasing desire to test DDRx and other memory types at true system speed JTAG Technologies has developed the new Corecommander Test Program Generator (CTPG_M) for ProVision.  CTPG_M overcomes many of the issues associated with testing of memory clusters using conventional boundary-scan (IEEE std 1149.1) techniques, including the lack of a boundary-scan register (generally in smaller CPUs), insufficient access to all memory signals (most notably synchronous memory clocks) and also the inability to test using write/read cycles running at full system speed. By using the power of the embedded emulation/debug logic and the embedded memory controller, tests can be developed automatically to overcome the issues listed above, allowing faster and more effective testing.   The system utilises existing debug/emulation support options built-into microprocessors or downloaded into FPGAs (see CoreCommander). CTPG_M is available now as an option to JTAG ProVision software (CD 23 and above). It is fully compatible with all JTAG Technologies tester hardware and diagnostics system allowing pin-level diagnostic reports to be produced for test engineers, production technicians and others. Test results can thus also be viewed in layout or schematic views provided by JTAG Technologies Visualizer tools. 

• Speed-up memory testing

• Improve functional test

• Catch parasitic impedance faults

• Improve board test fault coverage

• Uses existing hardware and diagnostics software